|NOTE: Old contents of BU CMS wiki. These (green) pages cannot be edited|
See www.hcal.info for more links to active TWikis
For this procedure, you need a DCC with at least a working motherboard and logicboard. No TTCrx or jumber board is needed.
Run the following command and note the firmware versions. The LRBs should all be (27). For any which are not, reprogram (see below).
** Flash access OK ** ** Firmware Revisions: LOG1: 0x0009 (9) LOG2: 0x0009 (9) LOG3: 0x000d (13) MIP1: 0x0016 (22) MIP2: 0x0015 (21) MIP3: 0x0016 (22) MIP4: 0x0019 (25) MIP5: 0x0015 (21) XILINX: 0x2b06 (11014) serial no: 41
To reprogram an LRB:
1 lrbv27.jam program
It takes about two minutes, and the output should end with:
.....................................verifying EPC device(s)... ......................................DONE Exit code = 0... Success
This tests most of the functionality of an LRB without using the actual DCC logic to read it out. You need a script file (test_lrb.txt )
Install some LRBs in the DCC and cable them to working HTRs. Make sure the TTC fanout cables are installed and 3 LEDs are blinking on each HTR. (DCC TTC cable not needed).
Run the script:
sh test_lrb.txt 1 # this tests LRB#1
You should see the display below repeat a couple of times, with the WORD and NBLK counters incrementing.
mip1_conf 40 383f0200 44 b091ff00 Chan Empty Full Blocks Header CERR UERR IDER -WORD- -NBLK- 0 No No Yes Yes 0000 0000 0000 00a6e1 00141d 1 No No Yes Yes 0000 0000 0000 00a6dd 00141d 2 No No Yes Yes 0000 0000 0000 00a78f 00141e
Sometimes after power-cycling the crate, you get a message like "Cannot read from CAEN busadapter". If so, you need to reload the driver:
sudo /etc/init.d/daq restart
(enter your password if prompted)