



PC-MIP Link Transmitter Board

Major Features

- Single FIFO feeding 3 LVDS transmitters in parallel
- Automatic formatting of blocks (Header, Data, Trailer)
- FIFO repeat (free-run and triggered) for system test
- PC-MIP standard module with 32-bit PCI interface

First Prototypes expected ~ 5/1/00

Block Diagram

