Changes between Version 7 and Version 8 of TestBeam2014ToDoList


Ignore:
Timestamp:
Jan 14, 2014, 2:40:32 PM (9 years ago)
Author:
Eric Hazen
Comment:

--

Legend:

Unmodified
Added
Removed
Modified
  • TestBeam2014ToDoList

    v7 v8  
    66* Fix the logic on the Xilinx board so a single command/signal can reset, trigger, readout
    77* Triggering options
    8 ** External "spill" input which causes one TDC cycle with readout
    9 ** Computer-triggered "spill" providing an output logic signal
     8 * External "spill" input which causes one TDC cycle with readout
     9 * Computer-triggered "spill" providing an output logic signal
    1010* Get 16MB on-board RAM on NEXYS3 working for buffering during a 4sec machine cycle.
    1111